
|
J.D., cum laude, Lewis & Clark Law School, 2008 B.S., Electrical and Computer Engineering, Carnegie Mellon University, 1995
|
|
Associate |
| Portland |
| Main (503) 595-5300 |
| Phone (503) 595-5300 |
| Fax (503) 595-5301 |
| mark.wilson@klarquist.com |
Download Vcard |
| Print Profile |
|
Practice Areas Mr. Wilson focuses on the preparation and prosecution of patent applications in the electrical and computer science fields. His practice also includes prosecuting and defending patent reexaminations; litigation, including infringement analysis, invalidity analysis, and assisting counsel in foreign litigation; and counseling clients regarding patent infringement and invalidity. |
Technical Expertise
Mr. Wilson has eleven years of experience developing electronic design automation (EDA) software tools and related methodologies for high performance integrated circuit designs. His technical expertise spans a number of fields in the electrical engineering and computer science disciplines, including VLSI design, analog and digital circuits, semiconductors, signal processing, power and control systems, computer graphics, and software engineering. Mr. Wilson also has experience preparing and prosecuting patent applications in the mechanical, nanotechnology, and business method arts. |
Bar Admissions
Oregon, 2009
U.S. Patent and Trademark Office, 2008 (Reg. No. 63,126) |
Court Admissions
U.S. District Court for the District of Oregon |
Prior Professional Experience
Intel Corporation, Hillsboro, OR (1995-2007) While at Intel, Mr. Wilson developed design, and verification data mining CAD tools for leading-edge deep submicron designs, including the Intel Pentium® II, Pentium® 4, and Core™ i7 microprocessors. In addition, Mr. Wilson managed a team of design automation engineers, and served as an invention disclosure reviewer for the Intel Legal Software IP committee.
Carnegie Mellon Research Institute, Pittsburgh, PA (1993-1994) Mr. Wilson designed, built, and tested wired and wireless industrial control and solid state gas sensor prototypes. |
Presentations and Publications
Why Private Remedies for Environmental Torts Under the Alien Tort Statute Should Not Be Constrained by the Judicially Created Doctrines of Jus Cogens and Exhaustion, 39 Envtl. L. 451 (2009).
Mr. Wilson co-authored three papers for the Intel Design & Test Technology conference, including: Novel Features & Methodology to Increase Physical Design for Debug Coverage by 10X, Rapid Interconnect Design Through the Use of Virtual Repeaters, and Willamette Stretchable Cell Layout Methodology. |
Honors and Awards
Mr. Wilson received three Intel Division Awards for: outstanding execution in layout verification and tapeout for a 90 nm microprocessor, analysis and implementation of layout fixes for yield increase for a 0.18 µm processor, and development of an incremental parameterized standard cell layout methodology. |
|
Year Joined Firm 2007
|
|